Home > Engineering > Electronics & Communication Engineering > Volume-7 > Issue-5 > Implementation of PID Controller PWM Module on FPGA

Implementation of PID Controller PWM Module on FPGA

Call for Papers

Volume-8 | Issue-6

Last date : 27-Dec-2024

Best International Journal
Open Access | Peer Reviewed | Best International Journal | Indexing & IF | 24*7 Support | Dedicated Qualified Team | Rapid Publication Process | International Editor, Reviewer Board | Attractive User Interface with Easy Navigation

Journal Type : Open Access

First Update : Within 7 Days after submittion

Submit Paper Online

For Author

Research Area


Implementation of PID Controller PWM Module on FPGA


C. Sinduja | Mrs. P. Thenmozhi



C. Sinduja | Mrs. P. Thenmozhi "Implementation of PID Controller PWM Module on FPGA" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-7 | Issue-5, October 2023, pp.499-503, URL: https://www.ijtsrd.com/papers/ijtsrd59966.pdf

A technique for designing an Intelligent PID controller using Very Large Scale Integrated circuits (VLSI) is presented. The PID controller parameters are optimized using the Particle Swarm Optimization (PSO) algorithm, which identifies errors and controls the system with multiple iterations of different parameters. The optimization process focuses on parameters such as gain, delay, lag, and various times to solve problems. To evaluate the system's performance, a new function that includes system adjusting time, rise time, overshoot, and system error is defined. The circuits are tested and implemented as intelligent PID controllers on VLSI devices in a laboratory plant. The algorithm applied to the PID controller reduces iterations and enables rapid control action, resulting in improved system time delay and performance. The optimization technique is applied to improve the system's response. Finally, the Intelligent PID controller is implemented in FPGA.

Intelligent PID controller, VLSI, Particle Swarm Optimization (PSO), gain, delay, lag, system adjusting time, rise time, overshoot, system error, laboratory plant, FPGA


IJTSRD59966
Volume-7 | Issue-5, October 2023
499-503
IJTSRD | www.ijtsrd.com | E-ISSN 2456-6470
Copyright © 2019 by author(s) and International Journal of Trend in Scientific Research and Development Journal. This is an Open Access article distributed under the terms of the Creative Commons Attribution License (CC BY 4.0) (http://creativecommons.org/licenses/by/4.0)

International Journal of Trend in Scientific Research and Development - IJTSRD having online ISSN 2456-6470. IJTSRD is a leading Open Access, Peer-Reviewed International Journal which provides rapid publication of your research articles and aims to promote the theory and practice along with knowledge sharing between researchers, developers, engineers, students, and practitioners working in and around the world in many areas like Sciences, Technology, Innovation, Engineering, Agriculture, Management and many more and it is recommended by all Universities, review articles and short communications in all subjects. IJTSRD running an International Journal who are proving quality publication of peer reviewed and refereed international journals from diverse fields that emphasizes new research, development and their applications. IJTSRD provides an online access to exchange your research work, technical notes & surveying results among professionals throughout the world in e-journals. IJTSRD is a fastest growing and dynamic professional organization. The aim of this organization is to provide access not only to world class research resources, but through its professionals aim to bring in a significant transformation in the real of open access journals and online publishing.

Thomson Reuters
Google Scholer
Academia.edu

ResearchBib
Scribd.com
archive

PdfSR
issuu
Slideshare

WorldJournalAlerts
Twitter
Linkedin